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In this project, effectiveness performances of COOLMOS and MOSFET switches in a
single phase full bridge high frequency inverter circuit are investigated and compared
in terms of output voltage and current waveform, switching losses and efficiency of
the circuit catering for Uninterruptible Power Supply (UPS) system. Recently,
semiconductor field came out with the latest technology of MOSFET family known
as COOLMOS which is specified by the manufacturers to have lower switching
losses with greater efficiency at lower cost. Therefore, the superior performances of
COOLMOS over MOSFET in a single phase full bridge high frequency inverter
design for UPS application are to be verified. The project is executed using
simulation in the Cadence PSpice 14.2 software as well as by experimentation on the
Printed Circuit Board (PCB) layout. The layout of inverter circuit configuration is
designed by using Multisim and transferred to the Ultiboard 2001 software. The
simulation outcomes are confirmed to be as per theoretical study before comparing
them with the experimentation results. From the simulation investigation of both
switches, COOLMOS indicates better performances by having switching energy
losses are reduced up to more than 50% compared to MOSFET and able to cater for
high voltage application. Consequently from the experimentation the PCB layout,
COOLMOS is validated to have superior performances compared to MOSFET in
terms of experiencing lowerswitching energy losses.
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1.1 Background of Study
In this project, a design for a 300W uncontrolled isolated inverter circuit is done for
the conversion of energy from direct current (DC) power supply to alternating current
(AC) power to be used in a high power UPS application. The configuration is
achieved using a single phase full bridge high frequency inverter with MOSFET and
COOLMOS acts as the switches. The switching frequency of this inverter circuit is
selected to be 500 kHz since at this frequency the acoustic noise and distortion at the
AC outputs can be eliminated. The inverter circuit is operated with a constant input of
150V-dc supply to fulfill the demands of a high rated voltage for the UPS application.
The duty ratio of the switches is fifty percent (50%) as to generate an equal
proportion of positive and negative cycle at the AC output waveforms.
Basically, this project is carried out by two students whereby the author is focusing
on the effectiveness performances of COOLMOS switches in the single phase full
bridge high frequency inverter design. Meanwhile, the investigation of MOSFET
performances is done by the author's project partner, Nur Alina Jelani. The
effectiveness performances of COOLMOS and MOSFET switches are investigated,
analyzed and compared in terms of its output voltage and current waveform,
switching losses as well as the efficiency of the inverter circuit. MOSFET is a
commonly use power switches. Meanwhile, COOLMOS is the latest revolutionary
technology specifically designed for a higher voltage application (> 600 Volts).
At the end of this project, the most efficient switches between COOLMOS and
MOSFET performed in the inverter circuit for UPS application is concluded by
comparing the switching energylossesas well as the efficiency.
1.2 Problem Statement
The reliability of power supply is very important since minor disturbances may cause
severe damage to the electronic components. Power problems may cause unplanned
shutdowns and leads to the important data losses. These problems will affect the
profitability of an organization especially the manufacturing company. This issue
might not be affected much on residential consumers but it becomes a major concern
for the industrial consumers in a public service industry, government department,
telecommunications and security establishments.
Power quality study has been widely done by various organizations and it reveals that
the average computer system is subjected to 289 potentially damaging power
disturbances per year [1]. Therefore, one of the best solutions to overcome this
problem is by providing the system with highly reliable and capable UPS which will
maintain a stable power supply regardless of the mains supply quality. Here, an
inverter circuit which is partof the UPS system is studied in orderto produce a highly
reliable UPS system. Based on some researches, there have been many ways of
approaches in the inverter circuit design as to provide an efficientAC outputs. One of
the approaches having simple circuit configuration and highly efficient, but unsafe
since the front-end and the inverter stages share the power switches without providing
an isolation between the main line and the load [2]. However, there is an existing
good dynamic response of inverter which offers isolation between main line, the
battery set and the load but the circuit and operation topology is rather complex [3].
Isolation between the main line and the load is needed if the inverter circuit is
operated at the DC power supply of higher than 60V mainly for the load protection
purposes. Thus, in this project isolation transformer is implemented between the main
line and the load while maintaining the simplicity of the circuitconfiguration.
Another solution to provide a highly reliable UPS system is by selecting the most
efficient switches that has lower switching energy losses in the inverter circuit design.
Therefore, a comparison study of COOLMOS and MOSFET performances shall be
performed to choose the best switches to be used in the inverter circuit of UPS
system. Previously, MOSFET is known to have low conduction losses. Meanwhile,
COOLMOS is actually a high voltage of MOSFETs, 600V a recent new device based
on concept called the super junction (SJ), [4].
1.3 Objectives and Scope of Study
The objectives of this project is to perform a comparison study between two
semiconductor switches COOLMOS and MOSFET performances by using a single
phase full bridge high frequency inverter circuit for UPS application as the medium.
The inverter circuit is operated at an input of 150V-dc, switching frequency of 500
kHz and under fifty percent (50%) duty ratio. The performances of the switches is
investigated and analyzed via simulations using Cadence PSpice 14.2 software and
via hardware experimentation on the PCB layout. The effectiveness performances of
COOLMOS and MOSFET switches in a single phase full bridge high fl-equency
inverter circuit are investigated and compared in terms of output voltage and current
waveform, switching lossesas well as the efficiency.
1.3.1 Objectives
1. To construct a single phase full bridge high frequency inverter circuit by using
COOLMOS as the switches with isolation in between the main line and the
load while maintaining the simplicity of circuit configuration and operation.
2. To operate the single phase full bridge high frequency inverter circuit with a
base parameters of input DC supply of 150V, switching frequency of 500 kHz
and duty ratio of 0.5.
3. To perform a comparison studyof COOLMOS and MOSFET performances as
the switches in a high frequency inverter circuit via:
a. Simulations using Cadence PSpice 14.2 software
In the simulations, COOLMOS performances such as the resultant
output voltage and current waveform, the switching energy losses and
efficiency are investigated at varied input DC supply, duty ratio and
switching frequency.
b. Experimentation on the PCB layout
In the experiments, COOLMOS performances such as the resultant
output voltage and current waveform and the switching energy losses
are investigated at an input DC supply of 150V, switching frequency
of 500 kHz and duty ratio of 0.5.
1.3.2 Scope ofStudy
Basically, this project deals with the exploitation of power and analogue electronics
area of specialization. The scope covers the understanding of inverter circuit design
and operations, the characteristics of COOLMOS, and also incorporates of some
relevant mathematical formula analysis. The scope also covers the interpreting of
datasheet and specifications of components and hardware involved in the inverter
circuit design. Lastly, the scope of study covers the knowledge on using Cadence
PSpice, Multisim and Ultiboard 2001 software for simulation as well as for
experiments implementation.
1.3.3 Gantt Chart
The process of completing this project is according to the activities planned in the
Gantt chart. This is to ensure the project is successfully reached its goals within the
timespecified. TheGantt chart is as attached in Appendix 1.
CHAPTER 2
LITERATURE REVIEW AND THEORY
Inverter circuits are used to deliver power from a DC source to a passive or active
load by means of using the gate-driven semiconductor devices as switches, which in
this project COOLMOS and MOSFET. DC-AC inverters are used in applications
where the only source available is a fixed DC source and the system needs an AC
load such as aircraft power supplies and variable-speed AC motor drives. Each and
every year, the number of researches and studies related on the latest advancement
design of a high frequency inverter circuit is kept increasing. This is due to the high
demand for DC-AC high frequency inverter circuit that produces a stable, reliable and
efficient AC output for UPS application. Thus to fulfill the demand, a comparative
study between COOLMOS and MOSFET performances in a high frequency inverter
circuit design is carried out to ensure the UPS system able to produce a fixed AC
frequency outputeven whenthe main power grid system is out.
2.1 Inverter Circuit Design
The full bridge circuit configuration for a voltage-source inverter under resistive and
inductive (R-L) load is shown as in Figure 1.
Figure 1 Single phase full bridge inverter circuit of R-L load
The inverter is normally employs a bidirectional switching device that can be gate-
controlled to interrupt current flow. These switching devices arethe gate-driven types
such as Insulated-gate-bipolar transistors (IGBTs), Bipolar-junction-transistors
(BJTs), MOSFETs or COOLMOS. The example of COOLMOS implementation as




Figure 2 COOLMOS implementation as switches in an inverter circuit
The output voltage of inverter circuit depends on the duty cycle and switching
sequences of Si, S2, S3 and S4. If S2-S3 and S,-S4 are switched on and off at a 50%
duty cycle as shown in Figure 3, the output voltage, shown in Figure 4(a) is a
symmetrical squarewave whose maximum and minimum voltage is equal to DC input
supply. S2-S3 is turned onduring the first halfcycle of complete period, T. Meanwhile
S1-S4 is turned on during theotherhalfcycle of the period, T,
S1









Figure 3 Switching sequences of full bridge inverter circuit
The voltage has twostates of output which is positive and negative value of DC input
voltage summarized as below:
Vo=+Vdc durin§ 0</<772
V0 = -Vdc during T/2<t<T
Figure 4 Output voltage and current waveform of inverter at 50% duty cycle, [5]
When S2-S3 is turned on, current is flowing from the positive DC input terminal to the
load, thus the output voltage is equal to positive DC supply voltage. On the other
hand when S1-S4 is turned on, current is now flowing from the negative terminal of
DC input voltage to the load, therefore the output voltage is now equal to negative of
DC supply voltage.
Presume the inverter operates in the steady state and its inductor current waveform is
shown in Figure 4(b). For0 <t <tx, the inductor current is negative since during S2-S3
is on the current actually flows in the reverse direction through the flyback diode of








where t = — and T = —
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2.2 Characteristics of COOLMOS
A few characteristics of COOLMOS have been studied as to understand the internal
structures and behaviors, advantages as well as the disadvantages of the switches in
the inverter circuit operation. The characteristics of both switches are compared as
listed in Table 1.
Table 1 Characteristics of COOLMOS
COOLMOS
> Blocking voltage V& of higher
than 600V
> Periodic avalanche rated
> Extreme dV/dt rating
> Extremely fast and controllable
switching
> Low on-state resistance by factor
up to 7
In the semiconductor field, MOSFETs are known to have minimal resistance when
the device is conducting and able to sustain high voltage when the device is off. It is
widely used in various high frequency and low power applications as it is veryeasyto
drive and switches fast. However, the switch has the limitation in a high voltage
levels due to its poor conduction properties. High voltage application requires low
doping concentration and reduces the thickness of the epitaxial layer, n" in order to
maintain the electric field below the semiconductor breakdown value.
Recently, the latest technology for high voltage power MOSFETs known as
COOLMOS has been introduced. COOLMOS virtually combines the low switching
losses of a MOSFET with the on-state losses of an IGBT. In the COOLMOS device,
the drift region of the conventional power MOSFET is replaced by a "super-junction"
which consists of the combination of n" and p" strips in parallel as shown in Figure 5.
y* .
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Figure 5 TheCOOLMOS and drift region structure, [6]
In the novel structure of COOLMOS, the n" strip conducts the drain current when the
device is on. Meanwhile, when the device is off the drain voltage, VD appears as a
reverse bias between the n" and p" strips. As a consequent, the drift zone is now
completely depleted and acts like a voltage sustaining layer of a pin-structure.
However, if the voltage is further increased, the electric field rises linearly without
any further expansion of the space charge layer. Thus, no current flows through the
layer. This behavior is characteristics for charge compensated devices and leads
tremendously to lower losses. Therefore, the conduction losses of COOLMOS are
reduced by a factor of 5 versus the conventional MOSFET.
Also, COOLMOS allows the increase of the n" drift dopingwhich permits a reduction
of the conduction resistance up to 5-10 times compared to the conventional high
voltage MOSFET. Moreover, the structure of COOLMOS offers an electric field
expansion not only in the vertical direction as the conventional MOSFET, but also in
the horizontal direction as well. Therefore, the breakdown voltage of COOLMOS can
be increased by reducing the doping concentration and increasing the thicloiess of
drift region.
The superior performance of COOLMOS over conventional MOSFET in terms of
lower switching energy losses is illustrated as in Figure 6. This is because the
generated energywhich is converted into heat in every turn-onprocess increases with













100 200 300 400 50°
Vi*(V)
Figure 6 COOLMOS reduces the stored energy twice versus MOSFET, [7]
As shown in Figure 7, the gate to source threshold voltage of COOLMOS has been
increased to improve the noise immunity margin in the bridge applications. The
typical value of threshold voltage, Vgs(th) is 4.5V (range 3.5V to 5.5V at 25°C). In spite
ofthis, COOLMOS has already reaches its nominal Ros(on) at the gate voltage of 10V.
The higher threshold voltage results in a better symmetry between turn-on and off









Figure 7 Gate charge characteristics of COOLMOS versus MOSFET, [7]
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The following Figure 8 and 9 show the turn-on and off behavior of a COOLMOS
with ohmic load respectively. The turn-off trend indicates no tail current, with a
clearly visible of soft switching behavior up to a voltage of 50V. There is no carrier
flows through the high field region during the turn-off of the device. Therefore,
COOLMOS switch is insensitive to second breakdown phenomena and can be
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Figure 8 Turn-on behavior of COOLMOS with ohmic load, [7]
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Figure 9 Turn-off behavior of COOLMOS with ohmic load, [7]
Overall, COOLMOS introduces a compensation structure in the vertical drift region
to reduce its on-state resistance to one fifth of the conventional MOSFET for the
same circuit configuration. As a result, COOLMOS has fastest and controllable





The process of completing this project is referred to the following flow chart. During
the first semester, the project goals are achieved via simulations. Meanwhile, at the
second semester the project is executed by hardware implementation on PCB layout.
Is semester
Study on the related
literature review
Pspice simulation of a single
phase full bridge high frequency
inverter circuit
Investigate and compare the AC
output voltage & current,
switching energy losses and





Study on PCB layout software
Multisim& Ultiboard 2001
Experimentation execution of a single
phase full bridge high frequency
inverter circuit on PCB layout
Investigate and compare the
AC output voltage & current
and switching energy losses of
MOSFET and COOLMOS
Compare experimental with simulation result
End
Figure 10 Project Process Flow
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3.2 Procedure Identification
The entire procedures in completing this projectare elaborated as follows:
1. Study on the related literature reviews:
Numerous researches and studies have been done on the latest issue of high
frequency inverter circuit design for UPS applications. Literature reviews are
done to enhance the understanding on the project as well as to acquire the
theoretical data and waveforms for the inverter circuit design. The researches
include:
a. Studyon the technical papers related to various inverter circuit topologies,
look into the major and recent issues of inverter circuit design for UPS
application as well as familiarize with the characteristics of COOLMOS
semiconductor switches in various application-wise. The technical papers
are all obtained from the IEEE website.
b. Study on the inverter circuit operation and its respective ac output voltage
and current waveforms. The simulation output waveforms are to be
verified with these theoretical output waveforms. Also, the calculation of
initial inductor current is referred from Power Electronics Circuit text
book written by Issa Batarseh.
c. Research on the model number of COOLMOS for different manufacturers
like International Rectifier (IRF), Infineon Technologies and Fairchild
Semiconductor. The respective datasheets are collected and organized for
future references in designing the inverter circuit. The importance of
datasheets is to ensure that the simulation and experiment are executed
without exceeding the maximum device rating.
d. Study on the Cadence Pspice 14.2 software installation and the simulation
method to analyze COOLMOS effectiveness performances in a high
frequency inverter circuit. The manual of the software is referred to Pspice
reference books [9, 10].
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2. Design a single phase full bridge high-frequency inverter circuit using Cadence
PSpice 14.2 software:
a. Single phase full bridge high frequency inverter circuit with inductive-
resistive (R-L) load is created in the Cadence Pspice software using
COOLMOS as the switches. The inverter circuit is developed under the
project design file of analog or mixed Analog to Digital (A/D) in order to
simulate the inverter circuit. The inverter is having (R-L) load to comply
with the industrial standard.
b. The switching frequency of the switches is set to be at high-frequency of
500 kHz as to eliminate acoustic noise and distortion at the AC output.
The DC input voltage is 150V, to cater the high rated voltage for UPS
application. The inverter circuit is executed under 50% duty cycle to
generate an equal proportion of positive and negative cycle at the AC
output waveform.
c. The components opted in the simulation are listed as below:
i. Semiconductor switches:
The process of getting the right model of COOLMOS is simply by
doing trial and error simulations. Initially, the model from Infineon
Technology is selected, but the simulation process dealt a lot with
transient analysis problems. Therefore, the model from IRF
manufacturer is opted as the switches in the simulation of inverter
circuit since it experiences less transient analysis problems. The
model of COOLMOS with its respective maximum voltage rating is
shown as below:
. COOLMOS Model: IRFBC40 (VDSS = 600V)
The datasheet for COOLMOS is referred for its maximum voltage
rating before simulations are carried out, [11].
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ii. Isolation transformer:
It is provided in between the main line and the load for protection
purposes, in case ofpower failure, the load side is isolated.
• Isolation Transformer Model: TN33_20_11_2P90
iii. Loads:
The load consists of resistive-inductive, as it is practically use in the
industry.
• Resistive Load: R = 10 Q,
• Inductive Load: L = 18 uH
iv. Resistances at the input trigger pulse signal:
Small value of resistance is applied in between the input trigger
pulse signal and the switches to protect the switches from high
transient current.
• R}= R2 = R3 = R4^\0.
v. Input trigger pulse signal:
Supposedly, the trigger pulse signal to turn-on COOLMOS is
approximately 4V, however in the simulation the value does not
sufficient to turn-on the switches thus the input trigger pulse signal is
increased to 200V.
d. Parameter settings in the simulations are set to be as follows:
Pulse Width, PW = 1 us, Period, PER = 2 us
Time Delay, To = 0 us for V2 and V3
Time Delay, TD = 1 rrs for Vs and V4
Rise Time, Tr = 0.1 \xs, Fall Time, 7>= 0.1 jis
Start saving data after = 1040 lis
Maximum step size = 1 ns
Transient point iteration limit = 1000
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e. The inverter circuit is then simulated and the resultant output voltage and
current waveform is compared with the theoretical waveforms. Once the
output waveforms are verified, the effectiveness performances of
COOLMOS in a high frequency inverter circuit are investigated in terms
of the switching energy losses during turn-on and turn-off as well as the
efficiency.
f. The investigation of COOLMOS performances in a high frequency
inverter circuit is extended to different parameters as shown in Table 2.
Table 2 Varying parameters for comparative study of switches performances
Parameters Base Varies
DC input voltage, Vin 150V 200V 400V
Switching frequency,/ 500 kHz 1MHz 5 MHz
Duty ratio, D 0.5 0.4 0.6
3. The simulation results:
The comparative study of COOLMOS and MOSFET for high frequency inverter
design is done in terms of:
a. AC output voltage, V0 and current, I0waveform
According to the voltage-source inverter (VSI) design, V0 is a function of
inverter operation and the nature of the load can be observed from the load
current, I0. The voltagespike and leakage current is observed and analyzed
from the resultant output waveforms if there is any.
b. Switching energy losses of COOLMOS and MOSFET
The switching energy losses are calculated as an area under the graph of
power losses. The losses are investigated and compared during turn-on
and turn-off mode of both switches. The switch with lesser switching




The efficiency of the circuit is obtained by the ratio of resultant output
power to input power.
4. Preliminary studyon PCB layoutsoftware, Multisim & Ultiboard 2001
The studies are focused on the process of constructing a single phase full bridge
inverter circuit using Multisim and transferred to Ultiboard 2001 to create the
circuit routing.
5. Finalize the components for circuit construction:
The components selection is based on the simulation. The ratings and
specifications of components are obtained from the simulation data operated at
DC input voltage of 150V, switching frequency of 500 kHz and duty cycle of 0.5.
However, the selectionof components is affected by the limitation of cost and the
availability in the market. The list and details of components are shown as in
Table 3.








Wire-wound Aluminum Clad, 200W
272723 1 RM 100.02
2 Resistor, IQ,
Wire-wound Aluminum Clad, 100W
652453 4 RM 31.77
3 Inductor, 18 uH
Inductor Series 2100
4981601 1 RM 13.03
4 COOLMOS, VDss = 600V, 1 MHz
Model: IRFBC40
3572572 4 RM 12.96
6 Capacitor, 250VAC, 4700pF 3531892 1 RM1.69
7 Capacitor, 200VDC, lOOpF 286930 1 RM 0.99
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6. Construction of inverter circuit on PCB layout:
The steps involved in constructing an inverter circuit on PCB layout is elaborated
as below:
a. Design an inverter circuit using Multisim 2001 software
The inverter circuit is designed by placing and connecting the respective
components equivalent to the inverter circuit configuration done in the
Cadence Pspice software. The corresponding model of the components is
selected from the library folder to obtain the correct footprints. However,
there are few components which do not have its model in the Multisim
library, thus any components with the matchfootprints are selected.
b. Transfer the inverter circuit from Multisim to Ultiboard 2001 software
i. From Multisim, the inverter circuit file is transferred to Ultiboard
2001 software to develop circuit routing of the components
connection.
ii. The components are placed outside the board outline after netlist is
imported from Multisim. Therefore, the components need to be
arranged into a proper configuration manually. The components
must be well arranged as it will be printed on the PCB layout.
iii. A few factors need highly consideration in PCB design, such as to
ensure that the PCB is a copper bottom design with a single layer.
Furthermore, the trace width, drill hole diameter of the pads and the
spacing between the components are also need to be properly
designed.
iv. Next, the function of auto-routing is activated to develop routing of
traces between components. Any open traces ends and unused vias
of the inverter circuit are deleted before exporting it to the Gerber
file.
v. Finally, Gerber file is produced by selecting RS274X and NC Drill
format and exporting the entire available layers list into the Gerber
file format.
7. Experimentation execution on the PCB layout
a. Before the experiments are carried out, some of the components are
soldered on PCB layout. The inverter circuit configuration on the PCB
layout withthe high rated resistors and wires is shown as in Figure 11.
Figure 11 Inverter circuit configuration on PCB layout
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b. The complete experimentation setup of this project is shown as in Figure
12. The hardware consists of three independent DC power supplywhich is
connected in series to produce DC input voltage of 150V. Digital
oscilloscope is used to capture the AC output voltage and current as well
as the power losses waveform. Initially, two function generators are used
to trigger two different pairs of switches in the full bridge inverter circuit.
However, due to the synchronization difficulty, BJT switch is used to
overcome this problem.
Figure 12 Experimentation setup of full bridge inverter circuit
c. An additional external circuit is constructed solely by using a BJTin order
to invert the voltage waveform of input trigger signal supplied by the
function generator. The illustration of the switching inversion mechanism
is shown as in Figure 13.
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From Function Generator




Invert the Waveform of Function Generator
Trigger Switch S1 and S2
Vce J^
- 0
Figure 13 BJT switch to invert the trigger input signal
Based on the above figure, an input trigger signal of 5V from function
generator is supplied in between the base and emitter terminal of BJT.
This input trigger signal is used to trigger S2 and S3 switches of full bridge
inverter circuit. When collector-emitter terminal of BJT is supplied with
5V input from DC power supply, the voltage waveform across collector-
emitter terminal is now become the invert of input trigger signal from
function generator. Therefore the voltage across collector-emitter terminal
is used to trigger Siand S4 switches of full bridge inverter circuit.
d. The experiments are carried out only at the base parameters as shown in
Table 4. At these fixed parameters, the AC output voltage and current as
well as power losses waveforms are obtained for COOLMOS switches.
The experimental results are to be compared with the simulation results.
At the end of this project, switch with lesser switching energy losses and
higher efficiency is concluded as the best switch to be used in a full bridge
inverter circuit for UPS application.
Table 4 Base parameters use for experimentation on PCB layout
Parameters Base
DC input voltage, Vf„ 150V
Switching frequency,/ 500 kHz
Duty ratio, D 0.5
21
e. Getting the power losses waveform of COOLMOS
In the experiments, the waveform of power losses could not obtained
directly since there is no power probe available in the laboratory.
Therefore the following procedures, as shown in Figure 14 are used to
obtain the power losses waveform.















Figure 14 Circuit arrangement to get power losses waveform
The multiplication of voltage across drain-source, Vds terminal of switch
and current flows through \Q resistor gives the power losses of the switch.
Two channels of digital oscilloscope are used for this purpose. Channel 1
is used to capture the voltage waveform of the switch. Meanwhile Channel
2 is used to obtain the current waveform flows through the switch. Then,
the power losses waveform is obtained by multiplying the two channels
using the MATH function available on the digital oscilloscope.
Theoretically;
Channel 1 : Voltage, Vds
Channel 2 : Current, /
V V
~~r~iq~




3.3 Equipment & Tools
The major equipment and tools involved in thisproject areconsists of:
1. Cadence Pspice 14.2 tools
The software is used to simulate a single phase full bridge high frequency inverter
circuit in order to investigate and compare the effectiveness performances of
COOLMOS and MOSFET in the inverter circuit.
2. Multisim & Ultiboard 2001 tools
The software is used in the process of constructing and fabricating the circuit
layout of inverter circuit on the PCB for experimentation purposes.
3. Electrical & electronic devices
a. DC Power Supply
It is used to provide the inverter circuit with a DC input voltage supply of
150V.
*6 -—WW*-I.. >if_
,.„ -—— . r. t^UXi
•*•»'
\. . •**¥* ;-**••• v"
i i*- „ |tW/-4tMW
Figure 15 DC power supply
b. Function Generator
It is used to turn-on the switches with a switching frequency of 500 kHz
'vrau^aiB'i'v "f**!
•HE
Figure 16 Function Generator
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c. Digital Oscilloscope
It is used to capture AC output voltage and current as well as power losses
waveforms.




A comparative study is performed both via simulation using Cadence PSpice and
experimentation on PCB layout to investigate the output voltage and current
waveform of a single phase full bridge high frequency inverter circuit using
COOLMOS and MOSFET as the power switches. Also, the switching energy losses
and efficiency of the switches are investigated and compared. Simulation is carried
out by using the parameters as shown in Table 5.
Table 5 Parameters setting for simulation
• Switching frequency,/ - 500 kHz
• Duty ratio, D -0.5
• Period, T = 2.0 us
•Pulse width, PW
-1.0 (is
• Time delay, TD (for V2 and V3) = 0
• Time delay, TD (for V] and V4) -l.Ops
• Rise time, Tr and Fall time, 7> -0.1 \xs
• Start saving data after
- 1040 us
• Maximum step size = 1,0 ns
• Transient point iteration limit -1000
In the simulation, the investigation of COOLMOS performances is performed at
varied DC input voltage of 150V,200V and 400V, switching frequency of 500 kHz, 1
MHz and 5 MHz as well as varying the duty ratio to 0.4, 0.5 and 0.6.
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The simulation schematic diagram of a single phase full bridge high frequency
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Figure 18 Single phase full bridge inverter circuit
The execution of experiment is performed on the PCB layout shown as in Figure 19
with its respective schematic layout shown in Figure 20. The components soldered on
PCB layout of full bridge inverter is placed with high rated resistors on the acrylic
board. From the experimentation, output voltage and current as well as power losses
waveforms are obtained and compared with the simulation results.
^ r-~. — .ip. •<
5 "'*•* •••• •:„£"
•iiyL* • . .••*
ii- - — -^+
"... h.. - jf,-.'*fJ :*•* "g
1 -
—t
Figure 19 PCB layout
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Figure 20 Schematic of PCB layout
4.1 Output Voltage and Current Waveforms
The simulation and experimental output voltage of a frill bridge inverter circuit using
COOLMOS switch is shown as in Figure 21 and 22. Meanwhile, the simulation and
experimental output voltage of a full bridge inverter circuit using MOSFET switch is
shown as in Figure 23 and 24 respectively, as taken from the investigation conducted
by Nur Alina Jelani, [12]. The experimental output voltage waveform of both















Figure 23 Simulation output voltage






Figure 22 Experimental output
voltage using COOLMOS switch




Figure 24 Experimental output
voltage using MOSFET switch, [12]
(Scale on oscilloscope = X:500ns/div,
Y:50V/div)
It can be observed from Figure 21 and 22, the output voltage with COOLMOS switch
is slant-wise due to the characteristics of COOLMOS of having an extreme dV/dt
rated. However, the slant of experimental output voltage is more obvious compared to
the simulation output voltage. As for MOSFET, the simulation and experimental
output voltage is almost a perfect squarewave. From the experimental output voltage
waveform of both switches, the voltage spike exists during turn-on and off the
switches. This is due to the internal noise of the components in the inverter circuit
itself
Next, the simulation and experimental output current of a full bridge inverter circuit
using COOLMOS switch is shown as in Figure 25 and 26 respectively. The
simulation and experimental output current using MOSFET switch is similar as using
COOLMOS. The experimental output current waveform of both switches is obtained
at 400ns/divison and 2V/division.
Simulation output current
1.842ms
a I(L1) a I(L2)
Time
1.044ms
Figure 25 Output current using
COOLMOS
Experimental output current
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Figure 26 Output current using
COOLMOS
(Scale on oscilloscope = X:400ns/div,
Y:2V/div)
The simulation and experimental output current waveform for both switches are alike
except the value of peak current. The simulation peak output current is 3.4A, while
the experimental peak output current is 2.3A. This is due to the resistances in the wire
connections as well as in the components of the inverter circuit itself.
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Theoretically, the initial value of output current is calculated by the following
formula:
^_ T=l= 1 =y
T Vdc l-<f- 150 X-e'1^ . .„ A , / 500&Io = =F = Z3Z= -4.063.4 where
R \+e 2* 10 \+e ww L 18m , n
t = —= —= 1.8iis
i? 10
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4.2 Switching Energy Losses
The simulation and experimental switching energy losses of COOLMOS switches
during turn-on are shown in Figure 27 and 28 respectively. Meanwhile, the simulation
and experimental switching energy losses of MOSFET are shown in Figure 29 and
30. The experimental switching energy losses for both COOLMOS and MOSFET are
obtained at 200ns/divison and 5kV/division.
1.04200ms 1-8421 ems
q W(C2)
Figure 27 Simulation switching







Figure 29 Simulation switching
energy losses of MOSFET during
turn-on, [12]
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Figure 28 Experimental switching
energy losses of COOLMOS during
turn-on
(Scale on oscilloscope = X:200ns/div,
Y:5kV/div)
Figure 30 Experimental switching
energy losses of MOSFET during
turn-on, [12]
(Scale on oscilloscope = X:200ns/div,
Y:5kV/div)
The switching energy losses are calculated as area under the graph of power losses
waveform and the calculation is shown as below:
Calculation ofsimulation switching energy losses:
Switching energy losses = Area under the graph of power losses waveform
= Nos. of boxes x Time (x-axis) x Power (y-axis)
Switching energy losses of COOLMOS = 2.4 x 100 ns x 5 kW
1.2 mJ
Switching energy losses of MOSFET = 2.5 x 100 ns x 20 kW
5 mJ
Calculation ofexperimentation switching energy losses:
Switching energy losses - Area under the graph of power losses waveform
= Nos. of boxes x Time (x-axis) x Power (y-axis)
Switching energy losses of COOLMOS = 1.25 x 200 ns x 5 kW
1.25 mJ
Switching energy losses of MOSFET = 7 x 200 ns x 5 kW
7mJ
The experimental switching energy losses for both switches is slightly higher than the
simulation value due to a few factors such as the resistances of the PCB tracks and
routing, as well as connection of high rated wires and digital oscilloscope probes.
Nevertheless, COOLMOS produced 75% reduction of switching energy losses
compared to MOSFET.
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The comparison of simulation and experimental switching energy losses is








Figure 31 Comparison of simulation and experimental switching energy losses
The simulation switching energy losses of COOLMOS andMOSFET switches during
turn-off are shown in Figure 32 and 33 respectively.
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Figure 32 Simulation switching
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Figure 33 Simulation switching
energy losses of MOSFET during turn-
off, [12]
Calculation ofsimulation switching energy losses:
Switching energy losses = Area under the graph of power losseswaveform
= Nos. of boxes x Time (x-axis) x Power (y-axis)
Switching energy lossesof COOLMOS = 2.4 x 100ns x 5 kW
1.2 mJ
Switching energy losses of MOSFET = 2.1 x 100ns x 20 kW
4.2 mJ
As it can be seen from the power losses waveform, the switching energy losses of
COOLMOS is reduced by 75% compared to MOSFET and the statement is verified
by the above calculations.
4.3 Extra Simulation of COOLMOS and MOSFET at Varying Parameters
4.3.1 Varyingf= 1,5 & 10 MHz with constant Vin = 150Vand D = 0.5
Two single phase full bridge high frequency inverter circuit each using either
COOLMOS or MOSFET as the switches is simulated together to ease the comparison
of their performances. Firstly, the simulation of the inverter circuit is operated at
varied frequency of 1, 5 and 10 MHz. The output voltage and current waveforms at
frequency of 1 and 5 MHz are attached as in Appendix 2. At a frequency of 5 MHz,
the output voltage and current are having a slight distortion and at a frequency of 10
MHz, the resultant output voltage and current waveform of both switches are severe









a I(L1) * I(L)
Time
Figure 34 Simulation output voltage Figure 35 Simulation output current
at/=10MHz at/-10 MHz
The severe distortion at the output voltage and current indicates that both switches are
unable to operateproperly at a frequency higher than 5MHz. The distortion is mainly
caused by the internal structure of both switches which could not sustain a very high
frequency, and thus highly degrades the performances of the inverter circuit.
Therefore, the switching frequency of higher than 5 MHz is unacceptable in inverter
circuit design for UPS application using COOLMOS and MOSFET as the switches.
The maximum value of output voltage and current at the respective three frequencies
is listed as in Table 6. As seen from the table, the maximum value of output voltage
and current reduces as the switching frequency of switches increases.
Table 6 Maximum output voltage and current at/= 500 kHz, l & 5 MHz
Switching
Frequency,/
Maximum output voltage (V) Maximum output current (A)
COOLMOS MOSFET, [12] COOLMOS MOSFET, [12]
500 kHz 153.001 150.326 3.3908 3.2869
l MHz 150.650 149.896 1.3659 1.3136
5 MHz 149.85 149.85 0.2677 0.3139
Next, the switching energy losses of COOLMOS and MOSFET are investigated and






















1 2 3 4 5
5 MHz (on) 5 MHz (off) 1 MHz (on) 1 MHz (off) 500 kHz(on)
500 kHz
(off)
m COOLMOS (mJ) 0.1375 0.125 1.12 1.08 1.2 1.2
• MOSFET (mJ) 2.55 1.25 4.04 4.04 5 4.2
Figure 36 Comparison of switching energy losses at/^500 kHz, 1 & 5 MHz
From the bar chart, it is obvious that the switching energy lossesof COOLMOS in the
full bridge inverter circuit are much lesser than MOSFET. The switching energy
losses for both switches are decrease as the switching frequency increases. This is
true based on the given relations of power, energy and frequency.
Given:
Power = P (Watts)
Energy = E (Joules)
Frequency -/(Hertz)
SinceP = Ef, therefore the frequency is given as / =
Based on the equation above, the switching energy losses of the switches is inversely
proportional to the switching frequency.
Overall, COOLMOS produced 75% reduction of switching energy losses compared
to MOSFET during turn-on and off.
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The efficiency of inverter circuit using COOLMOS and MOSFET as the switches is
also taken into consideration. As seen in Figure 37, the efficiency of the full bridge
inverter circuit is reduced as the switching frequency increases. However, the













f = 500 kHz t= I MHz f=5MHz
—•—MOSFET 0.79 0.76 0.7
—a— COOLMOS 0.97 0.9 0.85
Figure 37 Efficiency of inverter circuit at/= 500 kHz, l & 5 MHz
4.3.2 VaryingD = 0.4& 0.6 with constant Vin = 150Vandf= 500 kHz
Secondly, the effectiveness performances of COOLMOS and MOSFET in a single
phase full bridge high frequency inverter circuit is further investigated by varying the
duty ratio of the switches to 0.4 and 0.6. At the duty ratio of 0.4 and 0.6, the switch is
turned-on 40% and 60% of the total one cycle period, T respectively. The respective
output voltage and current waveforms are attached as in Appendix 2.
From Figure 38, it shows at the duty ratio of 0.4, the value of maximum positive
output voltage is greater than the negative value. On the other hand, at the duty ratio
of 0.6, the value of maximum positive output voltage is lower than the negative value
as shown in Figure 39.
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Figure 38 Simulation outputvoltage Figure 39 Simulation output voltage
atD = 0.4 atfl = 0.6
The maximum positive value of output voltage and current at the respective three
duty ratios is listed as inTable 7.As seen from the table, the maximum positive value
of output voltage becomes greater or lower than the DC input voltage depending on
the duty ratio given.
Table 7 Maximum output voltage and current at D = 0.4, 0.5 & 0.6
Duty ratio,
D
Maximum output voltage (V) Maximum output current (A)
COOLMOS MOSFET, [12] COOLMOS MOSFET, [12]
0.4 180.983 179.620 3.2630 3.2389
0.5 153.001 150.326 3.3908 3.2869
0.6 114.037 109.436 2.9268 2.8514
Next, the switching energy losses of COOLMOS and MOSFET are investigated and
compared in bar chart as shownin Figure 40.
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0 10 15 20
0.6 (off) 0.5 (off) 0.4 (off) 0.6 (on) 0.5 (on) 0.4 (on)
0 COOLMOS (mJ) 1.75 2 2.8 3.5 2 1.8
B MOSFET (mJ) 7 9 18 8 9 16
Figure40 Bar chartof switching energy lossesat D = 0.4, 0.5 & 0.6.
The relationship of switching energy losses andthe duty ratio is given as below:
Given:
Pulse Width - PW (Seconds)
Duty Ratio - D
Time = T (Seconds)
Frequency =/(Hertz)
Power = P (Watts)
Energy = E (Joules)
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Table 8 The relationship of switching energy lossesand duty ratio
During turn-on During turn-off
The pulse width is given as: The pulse width is given as:
PW =DT =—=-£-
J /E J /E
Therefore, the switching energy losses is Therefore, the switching energy losses is






Based on the above relations, during switch turn-on, the switching energy losses of
the switches is inversely proportional to the duty ratio. When the dutyratio increases,
the switching energy losses decrease. However, for the COOLMOS switch, the value
of switching energy losses increases as the duty ratio is increased. This is because the
value of power losses increases at a higherduty ratio.
Meanwhile, during switch turn-off, supposedly the switching energy losses of the
switches are directly proportional to the duty ratio. However, as seen from the bar
chart, the value of switching energy losses is decreases with increasing duty ratio.
This is due to the smallerpower losses produced at a higherduty ratio.
Overall, COOLMOS produced 80% reduction of switching energy losses compared
to MOSFET during turn-on and off.
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4.3.3 Varying Vin=200 & 400V with constant/- 500 kHz andD = 0.5
Thirdly, the effectiveness performances of COOLMOS and MOSFET in a single
phase full bridge high frequency inverter circuit is investigated by varying the DC
input voltage to 200V and 400V. At an input voltage of 200V, the maximum positive
and negative output voltage is equal to the DC input voltage. The respective output
voltage and current waveform at an input voltage of 200V is attached in Appendix 2.
However, at an input voltage of 400V, the output voltage and current waveform of a
full bridge inverter circuit using MOSFET switches are severely distorted as shown in
Figure 41 and 42. This is because the internal structure of MOSFET has been
damaged since its maximum rated voltage is exceeded (Vdss~ 250V).
5 66U
-5O0U
1. 040ns 1.042ns 1. Otois
U(L2:1,R10:fl) * U(L1:1 ,R5:fl)
Tine
Figure 41 Simulation output voltage
at Vin = 400V
1.940ns 1.042ms 1-044ns
• I(L2) i I(L1)
Timp
Figure 42 Simulation output current
at Vin = 400V
The maximum positive value of output voltage and current at the respective three DC
input voltages is listed as in Table 9. As seen from the table, the maximum positive
value of output voltage is approximately equal to the DC input voltage.




Maximum Output Voltage (V) Maximum Output Current (A)
COOLMOS MOSFET, [12] COOLMOS MOSFET, [12]
150 V 153.001 150.326 3.3908 3.2869
200 V 204.923 201.317 4.4628 4.4149





Conclusively, the objective of this project in comparing the effectiveness
performances of MOSFET (IRF644, VDSS = 250V) and COOLMOS (IRFBC40, VDSS
= 600V) semiconductor switches in a single phase full bridge high frequency inverter
circuit for UPS applications has been accomplished. The full-bridge inverter circuit
is operated at an input voltage of 150V-DC and switching frequency of 500 kHz
under fifty percent (50%) duty ratio. The effectiveness performances of both switches
are investigated and compared in terms of output voltage and current waveform,
switching losses as well as the efficiency of inverter circuit.
By simulation, COOLMOS shows superior performances of having 50% reduction of
switching energy losses with greater efficiency at varied switching frequency, duty
ratio and DC input voltage. COOLMOS advantage of having lower switching losses
is verified experimentally. However, COOLMOS and MOSFET switches are unable
to operate properly at a very high switching frequency (> 5 MHz) due to the
limitation of their internal structure. Nevertheless, COOLMOS has an advantage in
high voltage application since the breakdown voltage is higher compared to
MOSFET. Therefore, it is worth to substitute the conventional MOSFET with
COOLMOS in a high frequency inverter circuit design for UPS application to meet
the needs of lower switching energy losses with greater efficiency at a lower cost.
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5.2 Recommendations
A few recommendations for future works of this project are:
• It is better if the Electrical and Electronics engineering Final Year Project (EE
FYP) committee could develop a systematic filing database of manual and
procedures for software and equipments for the ease of students in executing a
project.
• Further investigation on the internal structure of the switches to appreciate and
gain better understanding on the switching behaviors.
• More parameters are to be investigated in verifying the superior performances
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Figure 1 Output Voltage, V0 with Vin = 150V,/ = 1MHzandD = 0.5
Figure 2 Output Current, I0 with Vin = 150V,/- 1 MHzandD = 0.5
Figure 3 OutputVoltage, V0 with Vm = 150V,/- 5 MHz and D - 0.5













Figure 4 Output Current, I0 with Kin - 150V,/- 5 MHz and D = 0.5
COOiMOS
1807983V
Figure 5 Output Voltage, V0 with Vin = 150V,/- 500 kHz andD - 0.4
Figure 6 Output Current, 70with Vm - 150V,/- 500 kHz and 2) - 0.4
<>
Figure 7 Output Voltage, V0 with Vin = 150V,/- 500 kHz and D - 0.6






• Dynamic dv/dt Rating
• Repetitive Avalanche Rated
• Fast Switching
• Ease of Paralleling
• Simple DriveRequirements
Description
Third Generation HEXFETs from International Rectifier provide Ihe designer
with the best combination of fast switching, ruggedized device design, low
on-resistance and cost-effectiveness.
The TO-220 package is universally preferred for all commercial-industrial
applications at power dissipation levels to approximately 50 watts. The low
thermal resistance and low package cost of the TO-220 contribute to its wide





Id ® To - 25°C Continuous Drain Current, Vgs @ 10 V 6.2
AiD@Tc=100°C Continuous Drain Current, Vgs @ 10 V 3.9
Idm Pulsed Drain Current ® 25
Pd @ Tc = 25°C Power Dissipation 125 W
Linear Derating Factor 1.0 W/°C
Vgs Gate-to-Source Voltage ±20 V
Eas Single Pulse Avalanche Energy ® 570 mJ
Iar Avalanche Current © 6.2 A
Ear Repetitive Avalanche Energy © 13 mJ







Soldering Temperature, for 10 seconds 300 {1.6mm from case)
Mounting Torque, 6-32 or M3 screw 10 tbf-in (1.1 N-rn)
Thermal Resistance
Parameter Min. Typ. Max. Units
Rbjc Junctlon-to-Casa — — 1.0
°C/WRscs Case-to-SInk, Flat, Greased Surface — 0.50 __
R&fA J unction-to-Ambient — — 62
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IRFBC40 IOR
Electrical Characteristics @ Tj = 25°C (unless otherwise specified)
Parameter Min. Typ. Max. Units Test Conditions
V(BR1DSS Drain-to-Source Breakdown Voltage 600 _ — V Vgs=0V, Id=250uA
AV(br)dss/ATj Breakdown Voltage Temp. Coefficient — 0.70 _. V/°C Reference to 25°C, lD- 1mA
RdS(cii) Static Drain-to-Source On-Resistance _ — 1.2 Q. Vgs-10V, lo=3.7A €>
VgS(IIi) Gate Threshold Voltage 2.0 __ 4.0 V Vds=Vgs, Id= 250u.A
gis Forward Transconductance 4.7 — — S Vds=100V, Id=3.7A ©





— — 500 Vds=480V, Vgs=0V, Tj=125°C
less
Gate-to-Source Forward Leakage _ — 100
nA
Vgs=20V
Gate-to-Source Reverse Leakage — — -100 Vgs=-20V





QgS Gate-to-Source Charge — — 8.3
0„d Gate-to-Drain {"Miller") Charge — — 30





Ro-47Si See Figure 10©
tr Rise Time — 18 —
tdloli) Turn-Off Delay Time _ 55 —
tl Fall Time — 20 —
LD Internal Drain Inductance _ 4.5 -
nH
Between lead, ?
6mm (0.25in.) /fC$\from package Q(J hjj










/=1.QMHz See Figure 5
Cqss Output Capacitance — 160 —
Crss Reverse Transfer Capacitance - 30 —
Source-Drain Ratings and Characteristics
Parameter Min. Typ. Max. Units Test Conditions
is Continuous Source Current
(Body Diode) - - 6.2 A
MOSFET symbol -—JD
showing the A]—i\
integral reverse *aJ |-m/
p-n junction diode. "IsIsm Pulsed Source Current(Body Diode) ® - - 25
VsD Diode Forward Voltage _ — 1.5 V Tj=25°C, ls=6.2A, VGs=0V ©
V Reverse Recovery Time __ 450 940 ns Tj=25°C, lF=6.2A
di/dt=100A/u.s ©G<r Reverse Recovery Charge _ 3.8 7.9 u.C
ton Forward Turn-On Time Intrinsic lurn-ontimeis neglegible(lurn-onIsdominated by Ls+Ld)
Notes:
® Repetitive rating; pulse width limited by
max. junction temperature (See Figure 11)
Vdd=50V, starting Tj=25°C, L=27mH
Rg=25Q. 1as=6.2A (See Figure 12}
® Isd^6.2A, di/dtsSOA/us, Vdd^V(br)DSS,
Tj<15Q°C



















Vds, Drain-to-Source Voltage (volts)





















Vgs. Gate-to-Source Voltage (volts)





















Vds. Drain-to-Source Voltage (volts)
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Tj, Junction Temperature (°C)







vGs - 0V, f = MHz
Nk
Liss -gs • -go. -as •j"^",i_u.
ci-ss = cgd





















Vds, Drain-to-Source Voltage (volts)
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VSD, Source-to-Drain Voltage (volts)
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/ OR TEST CIRCUITSEE FIGURE 13
a 10 £0 30 -10 50 60
QG, Total Gate Charge (nC)
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Fig 10a. SwitchingTime Test Circuit
O
Tc. Case Temperature (°C)
Fig 9. Maximum DrainCurrent Vs.
Case Temperature
ld(on) tr id(off| 1|
Fig 10b, Switching Time Waveforms
N.
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10"s 10"" 10"3 10"2 0.1 1 10
tj, Rectangular Pulse Duration (seconds)
. Maximum Effective Transient Thermal Impedance, Junction-to-CaseFig 11
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IRFBC40
Vary tp to obtain VDS >
required Ias
t VDD



































Starting Tj, Junction Temperature(°C)
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
Current Regulator
r Same Type as D.U.T.
I I JsoKn I K|
t^DS
Curcanl Sampling FlesiBlors
Fig 13b. Gate Charge Test Circuit
Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505
Appendix B: Package Outline Mechanical Drawing - See page 1509
Appendix C: Part Marking Information - See page 1516 IfitGmcltiOnBl
Appendix E: Optional Leadforms - See page 1525 [t^rI RpfMlfIAI*
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H *a
tary Type Designation: Styles CK05, CK06
values, tolerances, voltages, sizes, configurations and
metrics not shown, contact AVX facilities directly
nformation.





e: CK = General purpose, ceramic dielectric, fixed
capacitors.
05 = Remaining two numbers identify shape and
dimension.
age-Temperature Limits:
rst letter identifies temperature range.
B = -55°Cto+125°C
?cond letter identifies voltage-temperature coefficient.
Capacitance Change with Reference to 25°C
Second Letter No Voltage Rated Voltage
X +15,-15% +15,-25%
Fig. Capacitance and Multiplier:
:irst two digits are the significant figures of capacitance,
"hird digit indicates the additional number of zeros.
:or example, order 100,000 pF as 104.
>acitance Tolerances: K = ±10%, M = ±20%
;kaging:CK05 1000 per bag
CK06 1000 per bag






























Size Per MIL Spec






















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































MEDIUM VOLTAGE CAPACITORS !KVto6KVDC



































05-5 Class I:Per standard EIA specifications.
07 = 7.5 Class II &III:
10 = 10 TEMPERATURE RANGE: -25"C to +85°C














Note:a, E,Fare JIS codes that are similar to
EIA temperature characteristics Y5P, Y5U and Y5V respectively.
*1KV-B
PART NUMBER DIA (mm) LS(mm) CAP{pF)
DE04O5B101K1K 4.5 5 100
DE0406B1G1K1K 4.5 5 150
DE0405B221K1K 4.5 5 220
DE04O5B331K1K 4.5 5 330
DE0S06B471K1K 5 5 470
DE06O5B681K1K 6 5 680
DE0W5B102K1K 6 5 1000
DE06O5B152K1K 8 5 1500
DE0905B222K1K 9 5 2200
DE10O6B332K1K 10 5 3300
DE1205B472K1K 12 5 4700
DE1S10B682K1K 15 10 6800
*2KV-B
DE04O5B101K2K 4.5 5 100
DE040SB151K2K 4.5 5 150
DE0405B221K2K 4.5 5 220
DE0505B331K2K 5 5 330
DE06O5B471K2K 6 5 470
DE0705B681K2K 7 5 680
DE0TO5B102K2K 8 5 1000
DEO905B152K2K 9 5 1500
DE1005B222K2K 10 5 2200
DE1205B332K2K 12 5 3300
DE1510B472K2K 15 10 4700
*3KV - B
PAHTNUMBER DIA (mm) LS(mm) CAP (pF)
DE05O7B101K3K 5 7.5 100
DE0507B1S1K3K 5 7.5 150
DE0507B221K3K 5 7.5 220
DE0607B331K3K 6 7.5 330
DE07O7B471K3K 7 7.5 470
DE0807B681K3K 8 7.5 680
DE0907B102K3K 9 7.5 1000
DE1107B152K3K 11 7.5 1500
DE1307B222K3K 13 7.5 2200
DE1510B332K3K 15 10 3300
*6KV - B
DE0910B101K6K 9 10 100
DE0910B151K6K 9 1D 150
DE091OB221K6K 9 10 220
DE0910B331K6K 9 10 330
DE101OB471K6K 10 10 470
DE1110B681K6K 11 10 6B0
OE1310B102K6K 13 10 1000
84 D1F bB'iafibS 0005124 133
1 from www.freetradezone.com, a service of Partminer, Inc.
iterial Copyrighted By Its Respective Manufacturer
CERAMIC CAPACITORS









































Available asstandard Hi rough authorized Murata Electronics Distributors.
SPECIFICATIONS: CLASS II & III
rost Conditions: Unless otherwise specified, measurements
:naU bemade at+25°C, ±10°C, a relative humidity no greater
nan75%,and normal atmospheric pressure.
:apacitance: Capacitance shall be within the specified limits
/hen measured at,orcorrected to, a temperature of+20°C a
tMS voltage between .05 and 5.0, and a frequency of 1KHz.
lisslpatlonFactor,or (Ratio ofEquivalent SeriesResistance) Reactance): Dissipation Factor shall not begreater than
.5%forBand E characteristics, or greater than 5%for F.
isulationResistance: 10,QOOMft minimum when measured
etween terminals ofcapacitor 1 minute after application
fa DC testvoltage of 500 applied through a protective
isistance which will limit thecharging current to 50mA.
lefectrlc Strength: Capacitors shall besubjected toa DC
Jltage equal to200% of their rated working voltage. This
>ltage shall beapplied for 5, ±1 seconds through a protective
-istancethatwill limit the charging current to50mA.
umldlty Resistance: After exposure for a period of500
>urs toan atmosphere of95% relative humidity at a
mperature of 40°C, capacitor shall have a minimum



















Life: Capacitors shall be subjected to a DC voltage equal to
150% oftherated working voltage for 1,000 hours at +85°C
After this test, dissipation factor shall not bemore than twice
the stated initial value, and insulation resistance shall not be
less than 2.000MH
Encapsulation: Ceramic disc iscoated in anepoxy resin

















-to -so 0 a 3 40 60 eo io
Temp."C
0 120
D OIF b3S6flb5 0005125 071 85
:rom www.freetradezone.com, a service of Partminer In
:nal Copyrighted By Its Respective Manufacturer '
e structure of the "Global Part Numbers" that have been adopted since June 2001 and the meaning of each code are described herein,
rou have any questions about details, inquire at your usual Murata sales office or distributor.
art Numbering
ligh Voltage Ceramic Capacitors (250V-6.3kV)
Global Part Number) DE B3 3A 102 K N2 A












C Class 1,2 DC6.3kV Rated
H
High Temperature Guaranteed,
Low-dissipation Factor (char. R, C)











E3 E +20%,-55% -25 to +a5t:
F3 F +30%,-80%
C3 C
±20% -25 to +85°C
+15%.-30% +85to+125t:
R3 R
±15% -25 to +85°C
+1596,-30% +85to+125'C










xpressed by three figures. The unit is pico-farad(pF). The first
nd second figures are significant digits, and the thirdfigure
xpresses the number of zeros which followthe two numbers,
there is a decimal point, it is expressed by the capital letter "R".





















































































































(Temp. Range : +20 to +B5T;)
No marked defect.





Pass the item No. 5.
No marked delect.
___.








Within the specified tolerance.








Within Ihe specified loleran












: -8.-E ' D. F._5.0%




' F • within±30%
B E D. F._4.0%
F. . D.F._7,5%
Lead wire shall not cut off.
Capacitor shall not be broken.
Lead wire shall be soldered with uniformly coaled on the axial direction over? of the
Circumferential direction.
) "C" expresses nominal capacitance value (pF).
) "room condition" temperature : 15 to 35°c, humidity: 45 to 75%, atmospheric pressure: 86 to 106kPa
Testing Method
The capacitance shall be measured at 20'Cwilh l±0,2kH:
ISL: l±0.;MHz) and 5Vrmsmil.
Same condition as capacitance.
The insulation resistance shall be measured with SOO-SOVDC
within6Q±5 sec. of charging.
The capacitors shall not be damage when DC vollage of
200% of the rated vollage are applied Between the lead
wires for 1 lo 5 sec.
(Charga^discharqe cunent—50mAI
The capacitor is placed in Ihe
container with melal balls of
diamater 1mm sn that BBCh lead
wire, shortcircuited, Is kept
approximately 2mm oft ihe balls
as shown in Ihe figure, and DC
voltages ol 1.3kV is applied for 1
•• S sec between capacitor lead
wires and small metals.
rCharqe I discharge tairrenEiSOmAi
The capacitance mBasursmant shall be made at each step
specified in table. Capacitance change from the value of
step 3 shall not exceed Ihe limit specified.
Step 1 2 3 4 5
20±2t: -25-3*; 20±2T; B5±2t 20-2-C
Pre-lreatmenl: Capacitor shall be stored at B5±2TJ lor 1
hour,than placed at 2> roomcondition for
24±2 hours before initial measurements.
IB.E.F)
The capacitor shall firmly be soldered to the supporting lead
wire and vibration which is 10 to 55Hz in the vibration
frequency range. 1.5mm in total amplitude, and about f
minutaln Ihe rale ol vibrationchange from 10Hilo55Hz
and back to 10Hz is applied for a total of 6 hours; 2 hours
each In 3 mutually peipendicular directions
The lead wire shall be immersed inlo the malted solder of
35O±10t (Bodyol 65 and under; 270±5t) up lo about 1.5
to 2mm from the main body for3.5±0.5 sec, (Bodyof 45
and Under: 5±0.5sec.).
Pre-treatment: Capacitor shall be stored at fl5±2x: for 1
hour, then placed at !1room condition foe
24 ±2 hours be lore initial measurements.
[B,E,F>
Posl-lreatment: Capacitor shall be slored for 1 lo2 hours at
;) roomcondition. (SL)
Post-treatment : Capacitor shall be stored for24±2 hours al
*>room condition. (6.E.F1
Sat Ihe capacitor for 500 !J* hours at 40±2"C In 90 to 95%
humid ily.
Pre-treatmanl: Capacitor shall be stored at fl5±2X; for 1
hour, then placed al:> room condition for
24±2 hours before initial measurements
(S,E,F)
Post-treatment: Capacitor shall be stored for 1 to 2 hours at
}l room condition.
Apply Iheratedvollage for50Q iJ1 hoursat 40±2t; in90 to
95% humidity.
(ChargeI discharge cunentSSOmA)
Pre-traalmenl: Capacitor shall be stored at 85—21: for 1
hour, then placed at 2> room condition for
24±2 hours before initial measurements.
(B.E.F)
Post-treatment: Capacitor shall be stored for 1 to 2 hours at
!i roomcondition. (SL)
Posl-treatment: Capacitor shall be slored al 85-21; for 1
hour, then placed atJ) room condition for
24±2 hours. (B.E.F)
Applya DCvotlsgeof 150%at the rated vollagefor 1000 1?
hours at BS±2S.
(Charge'dtscharge cunent£50mA)
Pre-trealment: Capacitor shall be stored al 85±2'C for 1
hour, then placed al ?>room condition for
24±2 hours before initial measurements.
(S,E,F)
Pos-treatment: Capacilor shall be slored for 1 lo 2 hours at
»room condition. (SL)
Pos-treatment: Capacitor shall be stored al B5±2"C for 1
hour, then placed al') room condition for
24±2 hours. (B.E.F)
As a figure, fix Ihe body ol capacitor,apply a
tensile weight gradually to each lead wire In
the radial direction ol capacilor up to 10N
(1.0kgf) 5N (0.51kgf) for Lead diameter e
0.S ) ,and keep it tor 10±1 sec.
Each lead wire shall be subjected to 5N (0.51kgl) 2.SN
(Q.25kgf)(or Lead diameter *0.5) weight and then a 90°
band, at the point or agress. In one direction, return lo
original position, and Ihen a 90° bend in the opposite
direction at the rate of ope vend In 2 to 3 seconds.
The lead wire of a capacilor shall be dipped into a meihanol
solution of 25wl% rosin and then into molten sober of
235±5i; for2±0.5 seconds. In both cases the depth ol
dipping is up lo about 1.5 to 2mm from Ihe root of lead wires.
1. Operating Voltage
When DC-rated capacitors are to be used in AC or ripple
current circuits, be sure to maintain the Vp-p value of the
applied voltage or the Vo-p which contains DC bias within
the rated voltage range.
When the voltage is started to apply to the circuit or it is
stopped applying, the irregular voltage may be generated
for a transit period because of resonance or switching. Be
sure to use a capacilor within rated voltage containing
these irregular voltage.
When using the low-dissipation DEA/DEH series in a
high-frequency and high-voltage circuit, be sure to









2. Operating Temperature and Seif-generated Heat
Keep the surface temperature of a capacitor below the
upper limitof its rated operating temperature range. Be
sure to take into account the heat generated by the
capacitor itself. When the capacitor is used in a high-
frequency current, pulse current or the like, it may have
the self-generated heat due to dielectric-loss.
The allowable frequency should be in less than 300kHz In
sine wave. Applied voltage should be the load such as
self-generated heat is within 5 °C in case of temperature
characteristic SL and within 20°C for other temperature
characteristic on the condition of atmosphere
temperature 25 °C. When measuring, use a
thermocouple of small thermal capacity-K of 00.1 mm and
be in the condition where capacitor is not affected by
radiant heat of other components and wind of surround
ings.
(Never attempt to perform measurement with the cooling
fan running. Otherwise, accurate measurement cannot
be ensured.)
Before using the low-dissipation DEA/DEH series, be
sure to read the instructions in item 4.
3. Fail-Safe
When capacitor would be broken, failure may result in a
short circuit. Be sure to provide an appropriate fail-safe
function like a fuse on your product if failure would follow




PurseVoltage (1) Pulse Voltage (2)
Vp-p Vp-p
Continued on the following page, [^j
|Nj|Continued from the preceding page.
4. Load Reduction and Self-generated Heat During
Application of High-frequency and High-voltage
Since the heat generated by the low-dissipation
capacitor itself is tow, its allowable power is much
higher than the general B characteristic. However,
in case such an applied load that the self-heating
temperature is 20°C at the rated voltage, the
allowable power may be exceeded.
Therefore, when using the DEA/DEHseries in a high-
frequency and high-voitage circuitwith a frequency of
1kHz or higher, make sure that the Vp-p values
including the DC bias, do not exceed the applied
voltage value specified in Table 1. Also make sure that
the self-heating temperature {the difference
between the capacitor's surface temperature and the













R 250V 250Vp-p 10°CMax.















5°C Max.DEA 2kV 2000Vp-p
3.15kV 3150Vp-p
1 Fig. 1 shgws (he relationship between the applied voltage and Ihe allowable self-
healing temperature regarding 1 to 3.15kV rated voltage of the DEHseries R
characteristic.
2 When the ambient temperature is 85 to 125°C, the applied voltage needs to be
further reduced. If the DEA/DEH series needs to be used at an ambient
temperature of 85 to 125°C, please contact our sales representatives or product
engineers,
3 Fig. 3 shows reference data on the allowable vollage-frequency characteristic for
a sinB wave voltage.
;Fig. 2> Dependence of Self-heattng Temperature on
Ambient Temperature










20(25) 40 60 80
Ambienl Temperature (°C]
100
capacitor's ambient temperature ) at an ambient
temperature of 25°C does not exceed the value specified
in Table 1.
As shown in Fig. 2, the self-heating temperature
depends on the ambient temperature. Therefore, ifyou
are not able to set the ambient temperature to
approximately 25°C, please contact our sales
representatives or product engineers.
Failure to follow the above cautions (item 1 to 4) may
result, worst case, in a short circuit and cause fuming or
partial dispersion when the product is used.
<Fig. 1> Relationship Between Applied Voltage and
Self-heatingTemperature (Allowable Self-heating
Temp, at 2SQC Ambient Temp.)
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DEH Series R Char. (DCRated Voltage:250V) and




20 [25) 40 60
Ambient Temperature J°C]
100
Continued on the following page, [^
inufuita
|\j| Continued from thepreceding page.
<Fig. 3> Allowable Voltage (Sine Wave Voltage) - Frequency
Because of the influence of harmonics, when the applied
voltage is a rectangular wave or pulse wave voltage (instead
of a sine wave voltage), the heat generated by the capacitor
is higher than the value obtained by application of the sine
wave with the same fundamental frequency.
Roughly calculated for reference, the allowable voltage for a
rectangular wave or pulse wave corresponds approximately
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DEH Series R Char. (DC Rated Voltage:1kV)
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Characteristic (At Ambient Temperature of 85°C or less)
to the allowable voltage for a sine wave whose fundamental
frequency is twice as large as that of the rectangular wave or
pulse wave. This allowable voltage, however, varies
depending on the voltage and current waveforms.
Therefore, you are requested to make sure that the self-
heating temperature is not higher than the value specified in
Table 1.
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DEH Series R Cr ar. (DC Rated Vc>ltage:2kV)
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<Fig.3 (continue)> Allowable Voltage (SineWave Voltage) -
Frequency Characteristic
(AtAmbient Temperature of 85°C or less)
Because of the influence of harmonics, when the applied
voltage is a rectangular wave or pulse wave voltage
(instead of a sine wave voltage), the heat generated by
the capacitor is higher than the value obtained by
application of the sine wave with the same fundamental
frequency.
Roughly calculated for reference, the allowable voltage
for a rectangular wave or pulse wave corresponds
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DEA Series SL Char. (DC Rated Voltage : 3.15kV)
10000
••(3150)
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approximately to the allowable voltage for a sine wave
whose fundamental frequency is twice as large as that of
the rectangular wave or pulse wave.
This allowable voltage, however, varies depending on the
voltage and current waveforms.
Therefore, you are requested to make sure that the self-
heating temperature is not higher than the value specified
in Table 1.

































UP TO 1000 WATTS WITH HEATSINK
LOW OHMIC VALUES AVAILABLE
CECC - BS APPROVED
NON INDUCTIVE + TIGHT TOLERANCE OPTIONS













HS series is the 'flagship' product of the CGS product
•are the leading European supplier of standard and custom
;ned Aluminum Clad Resistors for general purpose use,
3i- supplies, power generation and the traction industries.
latest introduction - the HSX offers increased creepage
ge by virtue of a remodelled and extended nose cone.
ng it entirely suitable for the latest VDE European Safety
irements.
HS isa range of extemely stable, high quality wirewound
ors capable of dissipating high power in a limited space
relatively low surface temperature. The power is rapidly
pated as heat through the aluminium housing to a
fied heatsink.
TYPE HS SERIES PAGE 2 OF 7
The resistors are made from quality materials for optimum
reliability and stability.
Certain styles are approved to CECC specification, others are
designed to conform to the relevent MIL, CGS or customer
specification.
We will be happy to advice on the use of resistors for pulse
applications, and to supply information for high voltage use,
low ohmic value components, alternative mountings and
terminations. For high power applications, a range of special
designs are available, power dissipation up to 1000 Watts,
insulated and designed to withstand 12KV impulse.
































































160 265 550 1250 1400 1900 2500 1900 2200 2500
metricStrength (AC Peak)
1400 1400 2500 2500 5000 5000 5000 5600 5600 5600
ility % Resistance
ge, 1000 his. 1 1 1 1 2 2 2 3 3 3
ice Temperature Rise Mounted on Standard Heatsink
























ht, grams. 5 10 16 35 90 120 180 475 600 700
•asedDielectric Strength (AC Peak) KHSA25 KHSA50
3500 3500
linations






Faston connections available on request
Types HSC200, 250, 300






















H±0.3 11.3 14.3 18.3 39.7 29.0 35.0 58.0 35.0 44.5 52.0
J ±0.3 12,4 15.9 19.8 21.4 37.0 37.0 37.0 57.2 57,2 59.0
K±0.2 2.4 2,4 3.3 3.3 4,4 4.4 4.4 5.3 5.3 6.5
LMax. 17.0 21.0 29.0 51.0 49.0 65.5 98.0 90.0 109.0 128.0
MMax, 30.0 36.5 51.8 72.5 71.0 87.5 122,0 143.0 163.0 180.0
NMax. 17.0 21.0 28,0 30.0 47.5 47.5 47.5 73.0 73.0 73.0
PMax. 9.0 11.0 15.0 17.0 26.0 26,0 26.0 45.0 45.0 45.0
RMin. 1.9 1.9 2.8 2.8 5.0 5.0 5.0 5.6 5.6 6.0
T±0.5 3.4 5.2 7.2 7.9 11.5 11.5 11.5 22.2 22.2 22.2
UMax. 2.5 3.2 3.2 3.2 3.5 3.5 3.5 6.75 6.75 6.75
Note: K refersto mounting hole diameter








































This graph indicatesthe amount that the rated power
(at 20°C) of die standard HS series resistor may be increased
for overloads of lOOmS to 60S
SURFACE TEMPERATURE RISE
For resistor mounted on standard heatsink,
related to power dissipation.
0.1 1 % 3 4 5 6 7 fl S 10 IX \i 13 U 20 25 30 40 «0
Duration of Overload (seconds)
O




•ECIFICATION (cont...) TYPE HS SERIES
<TYPE 25 WATTS/50WATTS HIGH CREEP
r Dissipation on Water Cooled Heatsink:
(InletWaterTemperature (= 20°C)
tance Range:
(Tolerance ± 5% STD)
ity AR after 2000 hrs.
@ ll/?hrs-ON, 'Ahr-OFF
ition Resistance @ 500V:
load Resistance Change A R:











500V DC or AC rms
3.5KVACPk







1250V DC or AC rms
3.5KVACPk

















. Do not scale.
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PAGE 4 OF 7
>ECIFICATION (cont...) TYPE HS SERIES
.SE FORM GRAPHS FOR HSA, HSC AND HSX TYPES
2000






PAGE 5 OF 7
100000
>ECIFICATION (cont...) TYPE HS SERIES PAGE 6 OF 7
/TYPE 500/1000 WATTS MINERAL FILLED
gitt CGS is probably unique in offering an elegantly packaged resistor range with power dissipations up to 1000 watts, resistance
3S to 50K and 12KV DC voltage proof in an elegant mineral filled aluminium case. These resistors have been specifically designed
le power generation industry but are increasingly finding applications in locomotive and other industrial markets where high
;r,longlife andexacting pulse requirements are key design parameters. Most resistors are tailored to user specifications andwe
a range of mounting patterns and terminal configurations.
1CTRICAL
r Dissipation on Water Cooled Heatsink:
(InletWater Temperature (= 20°C)
Lance Range:
(Tolerance ± 5%STD)
ity AR after 2000 hrs.
@ l'Ahrs-ON,'/zhr-OFF
ition Resistance @ 500V:
oad Resistance Change AR:


























HPV 500 HPV 1000
500 Watts 1000Watts (Max. Continuous)
0R5to33K !R0to50K
< = 2% < = 2%
> 10,000 mq > io.ooo Ma
< = i% < = i%





















>ECIFICATION (cont...) TYPE HS SERIES PAGE 7 OF 7
:CIAL DESIGN VARIANTS
hmic values from R01 dependent on size
Idition of tinned copper wire attached by high melt solder, wire supplied with or without insulation at length to suit customer.
ngth of tag increased by 3mm. to provide additional hole 1,0mm. for voltage connector,




>verloads of the order of 2 x power rating for 3 mins., 5 x power
Ifor 5 sees., or 25 x power rating for 1 second, changeof resistance
s than 0.5% + 0.05 ohm maximum voltage must not exceed
mum working voltage.
>Term Stability
mprovements in long term stability, resistors must be derated as
vs: for 50% of stated AR maximum dissipation must not exceed
of rating; for 25% of stated AR maximum, dissipation must not
:d 50% of the rating.
: Dissipation
>ugh the use of proprietary heatsinks with lower thermal resistance
:eptabie, uprating is not recommended. The use of proprietory
ink compound to improve thermal conductivity is recommended
Dtimumperformance of allsizes but essential for HSC200, HSC250,
300,
lation Resistance
10,000 Megohm minimum. After moisture test: 1000 Megohm
num.
i Ambient Power Dissipation
nation derates linearly to zero at 250°C from 25°C
•ifi cation
>erature coefficient below 100R, 50ppm/°C.
lerature coefficientabove 100R, 30ppm/"C.
ance, 5% standard; 10%, 3%, 2%, 1%, 0.5% & 0.25% available,









Ceramic, steatiteor aluminadepending on size.
Element
Copper nickelalloyor nickel chrome alloy.
Endcaps
Nickel iron or stainless steel.
Encapsulant

















A - Single Opposing
Mounting Feet
B- Flange One Side























WTO ORDER HPV TYPES
any applications require major or minor customisation Meggitt will normally allocate a R number specialsequence to your requirement.
is logged with drawings and maintained indefinitely to facilitate your re-order or spares requirements.
3 various specials may be low inductance types, various wire terminal types, special pulse application designs or various stud terminal types.
i
Meggitt Electronic Components Ltd. Ohmic House, Westmead industrial Estate, Swindon, Wilts. SN5 7US
Telephone:(01793)487301(Admin.) (01793)611666 (Sales} EMail:sales@megelec.co.uk Fax:(01793) 611777
This publication is issued lo provide outline information onlyand (unless specifically agreed lo the contraryby the Companyin writing) Isnot lo form partof anyorder
or be regarded asa representation relating lo the products or service concerned. Wereserve the right to alterwithout notice Ihe specification, design, priceor conditions
ol" supply of any product or service. Whilst Meggitt Electronic Components products Eire of the very highest qualify and reliability, all electronic components can
occasionally be subjectto I'ailure. Where lailure of a MeggittElectronic Components productcouldresult in lifethreatening consequences, then the circuitandapplication
must be discussed with the Company. Such areas might include ECG, respiratory, and other medical and nuclear applications and any non fail safe applications circuit.
series is the 'flagship'
; of the Meggitt
lies power product
A major business, in this
duct, Meggitt are the
European supplier of
d and custom designed
ium Clad Resistors, for
purpose use, power
s, generation and the
industries. A particular
: strength in this area, is
ised HS resistors where
antities are not required.
aluminium housed for heatsinking
up to 300 watts with heatsink
low ohmic values available
CECC • BS approved
non-inductive & tight tolerance available
up to 2500 volts dc
range of connectors
custom designs welcomed
HSA HSA HSA HSA HSC HSC HSC HSC HSC HSC
5 10 25 50 75 100 150 200. 250 300
CECC 40203-001 AA BA CA DA
Dissipation at 25°C (Watts)
With Heatsink 10 16 25 50 75 100 150 200 250 300
Without Heatsink 5,5 8 12.5 20 45 50 55 50 60 75
Ohmc Value
Min Value R051 R051 R051 R051 R010 R010 R010 R010 R010 R010
Max Value 10K 15K 36K 86K 50K 75K 100K 5 OK 68K 82K
Max Working Voltage
V (DC/AC RMS) 160 265 550 1250 1400 1900 2500 1900 2200 2500
Dielectric Strength
V (AC Peak) 1400 1400 2500 2500 5000 5000 5000 5600 5600 5600
Stability
% Resistance 1 1 1 1 2 2 2 3 3 3
Change/lOOOHrs
Surface Temperature Rise Mc tinted on Standard Heatsink
°C per Watt 5.5 5-0 4.4 2.9 1.2 1.1 1.0 0.75 0.65 0.60
Standard Heatsink
Area cm2 415 415 535 535 995 995 995 3750 4765 5780
Thickness mm 1 1 1 1 3 3 3 3 3 3
Mounting Style < -— 2 HOLE -- > < 4 HOLE > <—- 6 HOLE —->
Approximate Weight
Grams 5 10















HSC 200, 250, 300 25
» 5 ••>









































































































KHS - High Voltage *





A - Single Opposing
Mounting Feet
B - Flange One Side
C - Flange Two Sides
PU
25
HSA5 - 10 Watts




Resistance Value Tolerance I Release Condition
0.1 ohm (100 milli ohms) R10
1.0 ohm (1000 milli ohms) 1R0





X - BS CECC
- - No Letter
Commercial
















Certain styles are approved to
CECC specification, others are
designed to conform to MIL, or
customer specifications. We will
be happy to advise on the use of
resistors for pulse applications,
and to supply further
information for high voltage
use, low inductive and low
ohmic value components,
alternative mountings and
terminations. A full range of
HS resistors, is available from
Meggitt distributors.
Please Request Full Data
Sheet L1000
IVEGGITT
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